5-单片机+外文文献+英文文献+外文翻译中英对照

AT89C51的介绍

（原文出处：http：//https://www.wendangku.net/doc/d49860262.html,/resource/mcu.htm）

描述

AT89C51是一个低电压，高性能CMOS8位单片机带有4K字节的可反复擦写的程序存储器（PENROM）。和128字节的存取数据存储器（RAM），这种器件采用ATMEL公司的高密度、不容易丢失存储技术生产，并且能够与MCS-51系列的单片机兼容。片内含有8位中央处理器和闪烁存储单元，有较强的功能的AT89C51单片机能够被应用到控制领域中。

功能特性

AT89C51提供以下的功能标准：4K字节闪烁存储器，128字节随机存取数据存储器，32个I/O口，2个16位定时/计数器，1个5向量两级中断结构，1个串行通信口，片内震荡器和时钟电路。另外，AT89C51还可以进行0HZ的静态逻辑操作，并支持两种软件的节电模式。闲散方式停止中央处理器的工作，能够允许随机存取数据存储器、定时/计数器、串行通信口及中断系统继续工作。掉电方式保存随机存取数据存储器中的内容，但震荡器停止工作并禁止其它所有部件的工作直到下一个复位。

引脚描述

VCC：电源电压

GND：地

P0口：

P0口是一组8位漏极开路双向I/O口，即地址/数据总线复用口。作为输出口时，每一个管脚都能够驱动8个TTL电路。当“1”被写入P0口时，每个管脚都能够作为高阻抗输入端。P0口还能够在访问外部数据存储器或程序存储器时，转换地址和数据总线复用，并在这时激活内部的上拉电阻。P0口在闪烁编程时，P0口接收指令，在程序校验时，输出指令，需要接电阻。

沈阳航空工业学院电子工程系毕业设计（外文翻译）

P1口：

P1口一个带内部上拉电阻的8位双向I/O口，P1的输出缓冲级可驱动4个TTL 电路。对端口写“1”，通过内部的电阻把端口拉到高电平，此时可作为输入口。因为内部有电阻，某个引脚被外部信号拉低时输出一个电流。闪烁编程时和程序校验时，P1口接收低8位地址。

P2口：

P2口是一个内部带有上拉电阻的8位双向I/O口，P2的输出缓冲级可驱动4个TTL电路。对端口写“1”，通过内部的电阻把端口拉到高电平，此时，可作为输入口。因为内部有电阻，某个引脚被外部信号拉低时会输出一个电流。在访问外部程序存储器或16位地址的外部数据存储器时，P2口送出高8位地址数据。在访问8位地址的外部数据存储器时，P2口线上的内容在整个运行期间不变。闪烁编程或校验时，P2口接收高位地址和其它控制信号。

P3口：

P3口是一组带有内部电阻的8位双向I/O口，P3口输出缓冲故可驱动4个TTL 电路。对P3口写如“1”时，它们被内部电阻拉到高电平并可作为输入端时，被外部拉低的P3口将用电阻输出电流。

P3口除了作为一般的I/O口外，更重要的用途是它的第二功能，如下表所示：

P3

- 2 -

RST：

复位输入。当震荡器工作时，RET引脚出现两个机器周期以上的高电平将使单片机复位。

ALE/PROG：

当访问外部程序存储器或数据存储器时，ALE输出脉冲用于锁存地址的低8位字节。即使不访问外部存储器，ALE以时钟震荡频率的1/16输出固定的正脉冲信号，因此它可对输出时钟或用于定时目的。要注意的是：每当访问外部数据存储器时将跳过一个ALE脉冲时，闪烁存储器编程时，这个引脚还用于输入编程脉冲。如果必要，可对特殊寄存器区中的8EH单元的D0位置禁止ALE操作。这个位置后只有一条MOVX和MOVC指令ALE才会被应用。此外，这个引脚会微弱拉高，单片机执行外部程序时，应设置ALE无效。

PSEN：

程序储存允许输出是外部程序存储器的读选通信号，当AT89C51由外部程序存储器读取指令时，每个机器周期两次PSEN 有效，即输出两个脉冲。在此期间，当访问外部数据存储器时，这两次有效的PSEN 信号不出现。

EA/VPP：

外部访问允许。欲使中央处理器仅访问外部程序存储器，EA端必须保持低电平。需要注意的是：如果加密位LBI被编程，复位时内部会锁存EA端状态。如EA端为高电平，CPU则执行内部程序存储器中的指令。闪烁存储器编程时，该引脚加上+12V 的编程允许电压VPP，当然这必须是该器件是使用12V编程电压VPP。

XTAL1：震荡器反相放大器及内部时钟发生器的输入端。

XTAL2：震荡器反相放大器的输出端。

时钟震荡器

AT89C51中有一个用于构成内部震荡器的高增益反相放大器，引脚XTAL1和XTAL2分别是该放大器的输入端和输出端。这个放大器与作为反馈元件的片外石英晶体或陶瓷谐振器一起构成自然震荡器。外接石英晶体及电容C1，C2接在放大器的反馈回路中构成并联震荡电路。对外接电容C1，C2虽然没有十分严格的要求，但

沈阳航空工业学院电子工程系毕业设计（外文翻译）

- 4 - 电容容量的大小会轻微影响震荡频率的高低、震荡器工作的稳定性、起振的难易程序及温度稳定性。如果使用石英晶体，我们推荐电容使用30PF±10PF ，而如果使用陶瓷振荡器建议选择40PF±10PF 。用户也可以采用外部时钟。采用外部时钟的电路如图示。这种情况下，外部时钟脉冲接到XTAL1端，即内部时钟发生器的输入端，XTAL2则悬空。由于外部时钟信号是通过一个2分频触发器后作为内部时钟信号的，所以对外部时钟信号的占空比没有特殊要求，但最小高电平持续时间和最大的低电平持续时间应符合产品技术条件的要求。

内部振荡电路 外部振荡电路

闲散节电模式

AT89C51有两种可用软件编程的省电模式，它们是闲散模式和掉电工作模式。这两种方式是控制专用寄存器PCON 中的PD 和IDL 位来实现的。PD 是掉电模式，当PD=1时，激活掉电工作模式，单片机进入掉电工作状态。IDL 是闲散等待方式，当IDL=1，激活闲散工作状态，单片机进入睡眠状态。如需要同时进入两种工作模式，即PD 和IDL 同时为1，则先激活掉电模式。在闲散工作模式状态，中央处理器CPU 保持睡眠状态，而所有片内的外设仍保持激活状态，这种方式由软件产生。此时，片内随机存取数据存储器和所有特殊功能寄存器的内容保持不变。闲散模式可由任何允许的中断请求或硬件复位终止。终止闲散工作模式的方法有两种，一是任何一条被允许中断的事件被激活，IDL 被硬件清除，即刻终止闲散工作模式。程序会首先影响中断，进入中断服务程序，执行完中断服务程序，并紧随RETI 指令后，下一条要执行

的指令就是使单片机进入闲散工作模式，那条指令后面的一条指令。二是通过硬件复位也可将闲散工作模式终止。需要注意的是：当由硬件复位来终止闲散工作模式时，中央处理器CPU通常是从激活空闲模式那条指令的下一条开始继续执行程序的，要完成内部复位操作，硬件复位脉冲要保持两个机器周期有效，在这种情况下，内部禁止中央处理器CPU访问片内RAM，而允许访问其他端口，为了避免可能对端口产生的意外写入：激活闲散模式的那条指令后面的一条指令不应是一条对端口或外部存储器的写入指令。

掉电模式

在掉电模式下，振荡器停止工作，进入掉电模式的指令是最后一条被执行的指令，片内RAM和特殊功能寄存器的内容在中指掉电模式前被冻结。退出掉电模式的唯一方法是硬件复位，复位后将从新定义全部特殊功能寄存器但不改变RAM中的内容，在VCC恢复到正常工作电平前，复位应无效切必须保持一定时间以使振荡器从新启动并稳定工作。

闲散和掉电模式外部引脚状态。

程序存储器的加密

AT89C51可使用对芯片上的三个加密位LB1，LB2，LB3进行编程（P）或不编程（U）得到如下表所示的功能：

沈阳航空工业学院电子工程系毕业设计（外文翻译）

- 6 - 当LB1被编程时，在复位期间，EA端的电平被锁存，如果单片机上电后一直没

有复位，锁存起来的初始值是一个不确定数，这个不确定数会一直保存到真正复位位置。为了使单片机正常工作，被锁存的EA电平与这个引脚当前辑电平一致。机密位只能通过整片擦除的方法清除。

Description

The AT89C51 is a low-power, high-performance CMOS 8-bit microcomputer with 4K bytes of Flash programmable and erasable read only memory (PEROM). The device is manufactured using Atmel’s high-density nonvolatile memory technology and is compatible with the industry-standard MCS-51 instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with Flash on a monolithic chip, the Atmel AT89C51 is a powerful microcomputer which provides a highly-flexible and cost-effective solution to many embedded control applications. Function characteristic

The AT89C51 provides the following standard features: 4K bytes of Flash, 128 bytes of RAM, 32 I/O lines, two 16-bit timer/counters, a five vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator and clock circuitry. In addition, the AT89C51 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port and interrupt system to continue functioning. The Power-down Mode saves the RAM contents but freezes the oscillator disabling all other chip functions until the next hardware reset.

Pin Description

VCC：Supply voltage.

GND：Ground.

Port 0：

Port 0 is an 8-bit open-drain bi-directional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as highimpedance inputs.Port 0 may also be configured to be the multiplexed loworder address/data bus during accesses to external program and data memory. In this mode P0 has internal pullups.Port 0 also receives the code bytes during Flash programming,and outputs the code bytes during programverification. External pullups are required during programverification.

沈阳航空工业学院电子工程系毕业设计（外文翻译）

- 8 - Port 1

Port 1 is an 8-bit bi-directional I/O port with internal pullups.The Port 1 output buffers can sink/source four TTL inputs.When 1s are written to Port 1 pins they are pulled high by the internal pullups and can be used as inputs. As inputs,Port 1 pins that are externally being pulled low will source current (IIL) because of the internal pullups.Port 1 also receives the low-order address bytes during Flash programming and verification. Port 2

Port 2 is an 8-bit bi-directional I/O port with internal pullups.The Port 2 output buffers can sink/source four TTL inputs.When 1s are written to Port 2 pins they are pulled high by the internal pullups and can be used as inputs. As inputs,Port 2 pins that are externally being pulled low will source current, because of the internal pullups.Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses. In this application, it uses strong internal pullupswhen emitting 1s. During accesses to external data memory that use 8-bit addresses, Port 2 emits the contents of the P2 Special Function Register.Port 2 also receives the high-order address bits and some control signals during Flash programming and verification. Port 3

Port 3 is an 8-bit bi-directional I/O port with internal pullups.The Port 3 output buffers can sink/source four TTL inputs.When 1s are written to Port 3 pins they are pulled high by the internal pullups and can be used as inputs. As inputs,Port 3 pins that are externally being pulled low will source current (IIL) because of the pullups.Port 3 also serves the functions of various

special features of the AT89C51 as listed below:

Port 3 also receives some control signals for Flash programming and verification.

RST

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device.

ALE/PROG

Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming.In normal operation ALE is emitted at a constant rate of 1/6 the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

PSEN

Program Store Enable is the read strobe to external program memory.When the AT89C51 is executing code from external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory.

EA/VPP

External Access Enable. EA must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH. Note, however, that if lock bit 1 is programmed, EA will be internally latched on reset.EA should be strapped to VCC for internal program executions.This pin also receives the 12-volt programming enable voltage(VPP) during Flash programming, for parts that require12-volt VPP.

XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

沈阳航空工业学院电子工程系毕业设计（外文翻译）

- 10 - XTAL2

Output from the inverting oscillator amplifier.

Oscillator Characteristics

XTAL1 and XTAL2 are the input and output, respectively,of an inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 1.Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven as shown in Figure 2.There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum

and maximum voltage high and low time specifications must be observed.

Figure 1. Oscillator Connections Figure 2. External Clock Drive Configuration

Idle Mode

In idle mode, the CPU puts itself to sleep while all the onchip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special functions registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.It should be noted that when idle is terminated by a hard ware reset, the device normally resumes program execution,from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event,

but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

Power-down Mode

In the power-down mode, the oscillator is stopped, and the instruction that invokes power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the power-down mode is terminated. The only exit from power-down is a hardware reset. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before VCC is restored to its normal operating

level and must be held active long enough to allow the oscillator to restart and stabilize.

Program Memory Lock Bits

On the chip are three lock bits which can be left unprogrammed (U) or can be

programmed (P) to obtain the additional features listed in the table below.

When lock bit 1 is programmed, the logic level at the EA pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value, and holds that value until reset is activated. It is necessary that the latched value of EA be in agreement with the current logic level at that pin in order for the device to function properly.

红外数据通信技术外文翻译文献

红外数据通信技术外文翻译文献(文档含中英文对照即英文原文和中文翻译) Infrared Remote Control System Abstract Red outside data correspondence the technique be currently within the scope of world drive extensive usage of a kind of wireless conjunction technique, drive numerous hardware and software platform support. Red outside the transceiver product have cost low, small scaled turn, the baud rate be quick, point to point SSL, be free from electromagnetism thousand Raos

etc. characteristics, can realization information at dissimilarity of the product fast, convenience, safely exchange and transmission, at short distance wireless deliver aspect to own very obvious of advantage. Along with red outside the data deliver a technique more and more mature, the cost descend, red outside the transceiver necessarily will get at the short distance communication realm more extensive of application. The purpose that design this system is transmit customer’s operation information with infrared rays for transmit media, then demodulate original signal with receive circuit. It use coding chip to modulate signal and use decoding chip to demodulate signal. The coding chip is PT2262 and decoding chip is PT2272. Both chips are made in Taiwan. Main work principle is that we provide to input the information for the PT2262 with coding keyboard. The input information was coded by PT2262 and loading to high frequent load wave whose frequent is 38 kHz, then modulate infrared transmit dioxide and radiate space outside when it attian enough power. The receive circuit receive the signal and demodulate original information. The original signal was decoded by PT2272, so as to drive some circuit to accomplish customer’s operation demand. Keywords: Infrared dray；Code；Decoding；LM386；Red outside transceiver 1 Introduction 1.1 research the background and significance Infrared Data Communication Technology is the world wide use of a wireless connection technology, by the many hardware and software platforms supported. Is a data through electrical pulses and infrared optical pulse switch between the wireless data transceiver technology.

英文文献翻译

中等分辨率制备分离的 快速色谱技术 W. Clark Still,* Michael K a h n , and Abhijit Mitra Departm(7nt o/ Chemistry, Columbia Uniuersity,1Veu York, Neu; York 10027 ReceiLied January 26, 1978 我们希望找到一种简单的吸附色谱技术用于有机化合物的常规净化。这种技术是适于传统的有机物大规模制备分离，该技术需使用长柱色谱法。尽管这种技术得到的效果非常好，但是其需要消耗大量的时间，并且由于频带拖尾经常出现低复原率。当分离的样本剂量大于1或者2g时，这些问题显得更加突出。近年来，几种制备系统已经进行了改进，能将分离时间减少到1-3h，并允许各成分的分辨率ΔR f≥（使用薄层色谱分析进行分析）。在这些方法中，在我们的实验室中，媒介压力色谱法1和短柱色谱法2是最成功的。最近，我们发现一种可以将分离速度大幅度提升的技术，可用于反应产物的常规提纯，我们将这种技术称为急骤色谱法。虽然这种技术的分辨率只是中等（ΔR f≥），而且构建这个系统花费非常低，并且能在10-15min内分离重量在的样本。4 急骤色谱法是以空气压力驱动的混合介质压力以及短柱色谱法为基础，专门针对快速分离，介质压力以及短柱色谱已经进行了优化。优化实验是在一组标准条件5下进行的，优化实验使用苯甲醇作为样本，放在一个20mm*5in.的硅胶柱60内，使用Tracor 970紫外检测器监测圆柱的输出。分辨率通过持续时间（r）和峰宽（w,w/2）的比率进行测定的（Figure 1），结果如图2-4所示，图2-4分别放映分辨率随着硅胶颗粒大小、洗脱液流速和样本大小的变化。

外文翻译 - 英文

The smart grid Smart grid is the grid intelligent (electric power), also known as the "grid" 2.0, it is based on the integration, high-speed bidirectional communication network, on the basis of through the use of advanced sensor and measuring technology, advanced equipme nt technology, the advanced control method, and the application of advanced technology of decision support system, realize the power grid reliability, security, economic, efficient, environmental friendly and use the security target, its main features include self-healing, incentives and include user, against attacks, provide meet user requirements of power quality in the 21st century, allow all sorts of different power generation in the form of access, start the electric power market and asset optimizatio n run efficiently. The U.S. department of energy (doe) "the Grid of 2030" : a fully automated power transmission network, able to monitor and control each user and power Grid nodes, guarantee from power plants to end users among all the nodes in the whole process of transmission and distribution of information and energy bi-directional flow. China iot alliance between colleges: smart grid is made up of many parts, can be divided into:intelligent substation, intelligent power distribution network, intelli gent watt-hourmeter,intelligent interactive terminals, intelligent scheduling, smart appliances, intelligent building electricity, smart city power grid, smart power generation system, the new type of energy storage system.Now a part of it to do a simple i ntroduction. European technology BBS: an integration of all users connected to the power grid all the behavior of the power transmission network, to provide sustained and effective economic and security of power. Chinese academy of sciences, institute of electrical: smart grid is including all kinds of power generation equipment, power transmission and distribution network, power equipment and storage equipment, on the basis of the physical power grid will be modern advanced sensor measurement technology, network technology, communication

通信工程项目毕业材料外文翻译

用于多跳认知无线电网络的分布式网络编码控制信道 Alfred Asterjadhi等著 1 前言 大多数电磁频谱由政府机构长期指定给公司或机构专门用于区域或国家地区。由于这种资源的静态分配，许可频谱的许多部分在许多时间和/或位置未使用或未被充分利用。另一方面，几种最近的无线技术在诸如IEEE802.11，蓝牙，Zigbee之类的非许可频段中运行，并且在一定程度上对WiMAX进行操作;这些技术已经看到这样的成功和扩散，他们正在访问的频谱- 主要是2.4 GHz ISM频段- 已经过度拥挤。为了为这些现有技术提供更多的频谱资源，并且允许替代和创新技术的潜在开发，最近已经提出允许被许可的设备（称为次要用户）访问那些许可的频谱资源，主要用户未被使用或零星地使用。这种方法通常被称为动态频谱接入（DSA），无线电设备发现和机会性利用未使用或未充分利用的频谱带的能力通常称为认知无线电（CR）技术。 DSA和CR最近都引起了无线通信和网络界的极大关注。通常设想两种主要应用。第一个是认知无线接入（CW A），根据该认知接入点，认知接入点负责识别未使用的许可频谱，并使用它来提供对次用户的接入。第二个应用是我们在这个技术中研究的应用，它是认知自组织网络（CAN），也就是使用 用于二级用户本身之间通信的无许可频谱，用于诸如点对点内容分发，环境监控，安全性等目的，灾难恢复情景通信，军事通信等等。 设计CAN系统比CW A有更多困难，主要有两个原因。第一是识别未使用的频谱。在CW A中，接入点的作用是连接到互联网，因此可以使用简单的策略来推断频谱可用性，例如查询频谱调节器在其地理位置的频谱可用性或直接与主用户协商频谱可用性或一些中间频谱经纪人另一方面，在CAN中，与频谱调节器或主要用户的缺乏直接通信需要二级用户能够使用检测技术自己识别未使用的频谱。第二个困难是辅助用户协调媒体访问目的。在CW A中存在接入点和通常所有二级用户直接与之通信（即，网络是单跳）的事实使得直接使用集中式媒体接入控制（MAC）解决方案，如时分多址（TDMA）或正交频分多址（OFDMA）。相反，预计CAN将跨越多跳，缺少集中控制器;而对于传统的单通道多跳自组织网络而言，这个问题的几个解决方案是已知的，因为假设我们处理允许设备访问的具有成

计算机网络-外文文献-外文翻译-英文文献-新技术的计算机网络

New technique of the computer network Abstract The 21 century is an ages of the information economy, being the computer network technique of representative techniques this ages, will be at very fast speed develop soon in continuously creatively, and will go deep into the people's work, life and study. Therefore, control this technique and then seem to be more to deliver the importance. Now I mainly introduce the new technique of a few networks in actuality live of application. keywords Internet Network System Digital Certificates Grid Storage 1. Foreword Internet turns 36, still a work in progress Thirty-six years after computer scientists at UCLA linked two bulky computers using a 15-foot gray cable, testing a new way for exchanging data over networks, what would ultimately become the Internet remains a work in progress. University researchers are experimenting with ways to increase its capacity and speed. Programmers are trying to imbue Web pages with intelligence. And work is underway to re-engineer the network to reduce Spam (junk mail) and security troubles. All the while threats loom: Critics warn that commercial, legal and political pressures could hinder the types of innovations that made the Internet what it is today. Stephen Crocker and Vinton Cerf were among the graduate students who joined UCLA professor Len Klein rock in an engineering lab on Sept. 2, 1969, as bits of meaningless test data flowed silently between the two computers. By January, three other "nodes" joined the fledgling network.

外文翻译computerprogram英文.doc

Computer Program 1 Introduction Computer Program, set of instructions that directs a computer to perform someprocessing function or combination of functions. For the instructions to be carried out, a computer must execute a program, that is, the computer reads the program, and then follow the steps encoded in the program in a precise order until completion. A program can be executed many different times, with each execution yielding a potentially different result depending upon the options and data that the user gives the computer. Programs fall into two major classes: application programs and operating systems. An application program is one that carries out somefunction directly for a user, such as word processing or game-playing. An operating system is a program that manages the computer and the various resources and devices connected to it, such as RAM,hard drives, monitors, keyboards, printers, and modems,so that they maybe used by other programs. Examples of operating systems are DOS, Windows 95, OS\2, and UNIX. 2 Program Development Software designers create new programs by using special applications programs, often called utility programs or development programs. A programmer uses another type of program called a text editor to write the new program in a special notation called a programming language. With the text editor, the programmer creates a text file, which is an ordered list of instructions, also called the program source file. The individual instructions that make up the program source file are called source code. At this point, a special applications program translates the source code into machine language, or object code— a format that the operating system

机械设计外文翻译(中英文)

机械设计理论 机械设计是一门通过设计新产品或者改进老产品来满足人类需求的应用技术科学。它涉及工程技术的各个领域，主要研究产品的尺寸、形状和详细结构的基本构思，还要研究产品在制造、销售和使用等方面的问题。 进行各种机械设计工作的人员通常被称为设计人员或者机械设计工程师。机械设计是一项创造性的工作。设计工程师不仅在工作上要有创造性，还必须在机械制图、运动学、工程材料、材料力学和机械制造工艺学等方面具有深厚的基础知识。如前所诉，机械设计的目的是生产能够满足人类需求的产品。发明、发现和科技知识本身并不一定能给人类带来好处，只有当它们被应用在产品上才能产生效益。因而，应该认识到在一个特定的产品进行设计之前，必须先确定人们是否需要这种产品。 应当把机械设计看成是机械设计人员运用创造性的才能进行产品设计、系统分析和制定产品的制造工艺学的一个良机。掌握工程基础知识要比熟记一些数据和公式更为重要。仅仅使用数据和公式是不足以在一个好的设计中做出所需的全部决定的。另一方面，应该认真精确的进行所有运算。例如，即使将一个小数点的位置放错，也会使正确的设计变成错误的。 一个好的设计人员应该勇于提出新的想法，而且愿意承担一定的风险，当新的方法不适用时，就使用原来的方法。因此，设计人员必须要有耐心，因为所花费的时间和努力并不能保证带来成功。一个全新的设计，要求屏弃许多陈旧的，为人们所熟知的方法。由于许多人墨守成规，这样做并不是一件容易的事。一位机械设计师应该不断地探索改进现有的产品的方法，在此过程中应该认真选择原有的、经过验证的设计原理，将其与未经过验证的新观念结合起来。 新设计本身会有许多缺陷和未能预料的问题发生，只有当这些缺陷和问题被解决之后，才能体现出新产品的优越性。因此，一个性能优越的产品诞生的同时，也伴随着较高的风险。应该强调的是，如果设计本身不要求采用全新的方法，就没有必要仅仅为了变革的目的而采用新方法。 在设计的初始阶段，应该允许设计人员充分发挥创造性，不受各种约束。即使产生了许多不切实际的想法，也会在设计的早期，即绘制图纸之前被改正掉。只有这样，才不致于堵塞创新的思路。通常，要提出几套设计方案，然后加以比较。很有可能在最后选定的方案中，采用了某些未被接受的方案中的一些想法。

5G无线通信网络中英文对照外文翻译文献

5G无线通信网络中英文对照外文翻译文献(文档含英文原文和中文翻译)

翻译： 5G无线通信网络的蜂窝结构和关键技术 摘要 第四代无线通信系统已经或者即将在许多国家部署。然而，随着无线移动设备和服务的激增，仍然有一些挑战尤其是4G所不能容纳的，例如像频谱危机和高能量消耗。无线系统设计师们面临着满足新型无线应用对高数据速率和机动性要求的持续性增长的需求，因此他们已经开始研究被期望于2020年后就能部署的第五代无线系统。在这篇文章里面，我们提出一个有内门和外门情景之分的潜在的蜂窝结构，并且讨论了多种可行性关于5G无线通信系统的技术，比如大量的MIMO技术，节能通信，认知的广播网络和可见光通信。面临潜在技术的未知挑战也被讨论了。 介绍 信息通信技术（ICT）创新合理的使用对世界经济的提高变得越来越重要。无线通信网络在全球ICT战略中也许是最挑剔的元素，并且支撑着很多其他的行业，它是世界上成长最快最有活力的行业之一。欧洲移动天文台（EMO）报道2010年移动通信业总计税收1740亿欧元,从而超过了航空航天业和制药业。无线技术的发展大大提高了人们在商业运作和社交功能方面通信和生活的能力无线移动通信的显著成就表现在技术创新的快速步伐。从1991年二代移动通信系统(2G)的初次登场到2001年三代系统（3G）的首次起飞，无线移动网络已经实现了从一个纯粹的技术系统到一个能承载大量多媒体内容网络的转变。4G无线系统被设计出来用来满足IMT-A技术使用IP面向所有服务的需求。在4G系统中，先进的无线接口被用于正交频分复用技术（OFDM），多输入多输出系统（MIMO）和链路自适应技术。4G无线网络可支持数据速率可达1Gb/s的低流度，比如流动局域无线访问，还有速率高达100M/s的高流速，例如像移动访问。LTE系统和它的延伸系统LTE-A，作为实用的4G系统已经在全球于最近期或不久的将来部署。 然而，每年仍然有戏剧性增长数量的用户支持移动宽频带系统。越来越多的

变电站_外文翻译_外文文献_英文文献_变电站的综合概述

英文翻译 A comprehensive overview of substations Along with the economic development and the modern industry developments of quick rising, the design of the power supply system become more and more completely and system. Because the quickly increase electricity of factories, it also increases seriously to the dependable index of the economic condition, power supply in quantity. Therefore they need the higher and more perfect request to the power supply. Whether Design reasonable, not only affect directly the base investment and circulate the expenses with have the metal depletion in colour metal, but also will reflect the dependable in power supply and the safe in many facts. In a word, it is close with the economic performance and the safety of the people. The substation is an importance part of the electric power system, it is consisted of the electric appliances equipments and the Transmission and the Distribution. It obtains the electric power from the electric power system, through its function of transformation and assign, transport and safety. Then transport the power to every place with safe, dependable, and economical. As an important part of power’s transport and control, the transformer substation must change the mode of the traditional design and control, then can adapt to the modern electric power system, the development of modern industry and the of trend of the society life. Electric power industry is one of the foundations of national industry and national economic development to industry, it is a coal, oil, natural gas, hydropower, nuclear power, wind power and other energy conversion into electrical energy of the secondary energy industry, it for the other departments of the national economy fast and stable development of the provision of adequate power, and its level of development is a reflection of the country's economic development an important indicator of the level. As the power in the industry and the importance of the national economy, electricity transmission and distribution of electric energy used in these areas is an indispensable component.。Therefore, power transmission and distribution is critical. Substation is to enable superior power plant power plants or power after adjustments to the lower load of books is an important part of power transmission. Operation of its functions, the capacity of a direct impact on the size of the lower load power, thereby affecting the industrial production and power consumption.Substation system if a link failure, the system will protect the part of action. May result in power outages and so on, to the production and living a great disadvantage. Therefore, the substation in the electric power system for the protection of electricity reliability,

机械专业外文翻译(中英文翻译)

外文翻译 英文原文 Belt Conveying Systems Development of driving system Among the methods of material conveying employed，belt conveyors play a very important part in the reliable carrying of material over long distances at competitive cost．Conveyor systems have become larger and more complex and drive systems have also been going through a process of evolution and will continue to do so．Nowadays，bigger belts require more power and have brought the need for larger individual drives as well as multiple drives such as 3 drives of 750 kW for one belt(this is the case for the conveyor drives in Chengzhuang Mine)．The ability to control drive acceleration torque is critical to belt conveyors’performance．An efficient drive system should be able to provide smooth，soft starts while maintaining belt tensions within the specified safe limits．For load sharing on multiple drives．torque and speed control are also important considerations in the drive system’s design. Due to the advances in conveyor drive control technology，at present many more reliable．Cost-effective and performance-driven conveyor drive systems covering a wide range of power are available for customers’ choices[1]. 1 Analysis on conveyor drive technologies 1．1 Direct drives Full-voltage starters．With a full-voltage starter design，the conveyor head shaft is direct-coupled to the motor through the gear drive．Direct full-voltage starters are adequate for relatively low-power, simple-profile conveyors．With direct fu11-voltage starters．no control is provided for various conveyor loads and．depending on the ratio between fu11-and no-1oad power requirements，empty starting times can be three or four times faster than full load．The maintenance-free starting system is simple，low-cost and very reliable．However, they cannot control starting torque and maximum stall torque；therefore．they are

通信工程移动通信中英文对照外文翻译文献

中英文翻译 附件1：外文资料翻译译文 通用移动通信系统的回顾 1.1 UMTS网络架构 欧洲/日本的3G标准，被称为UMTS。 UMTS是一个在IMT-2000保护伞下的ITU-T 批准的许多标准之一。随着美国的CDMA2000标准的发展，它是目前占主导地位的标准，特别是运营商将cdmaOne部署为他们的2G技术。在写这本书时，日本是在3G 网络部署方面最先进的。三名现任运营商已经实施了三个不同的技术：J - PHONE 使用UMTS，KDDI拥有CDMA2000网络，最大的运营商NTT DoCoMo正在使用品牌的FOMA（自由多媒体接入）系统。 FOMA是基于原来的UMTS协议，而且更加的协调和标准化。 UMTS标准被定义为一个通过通用分组无线系统（GPRS）和全球演进的增强数据

技术（EDGE）从第二代GSM标准到UNTS的迁移，如图。这是一个广泛应用的基本原理，因为自2003年4月起，全球有超过847万GSM用户，占全球的移动用户数字的68％。重点是在保持尽可能多的GSM网络与新系统的操作。 我们现在在第三代（3G）的发展道路上，其中网络将支持所有类型的流量：语音，视频和数据，我们应该看到一个最终的爆炸在移动设备上的可用服务。此驱动技术是IP协议。现在，许多移动运营商在简称为2.5G的位置，伴随GPRS的部署，即将IP骨干网引入到移动核心网。在下图中，图2显示了一个在GPRS网络中的关键部件的概述，以及它是如何适应现有的GSM基础设施。 SGSN和GGSN之间的接口被称为Gn接口和使用GPRS隧道协议（GTP的，稍后讨论）。引进这种基础设施的首要原因是提供连接到外部分组网络如，Internet或企业Intranet。这使IP协议作为SGSN和GGSN之间的运输工具应用到网络。这使得数据服务，如移动设备上的电子邮件或浏览网页，用户被起诉基于数据流量，而不是时间连接基础上的数据量。3G网络和服务交付的主要标准是通用移动通信系统，或UMTS。首次部署的UMTS是发行'99架构，在下面的图3所示。 在这个网络中，主要的变化是在无线接入网络（RAN的）CDMA空中接口技术的引进，和在传输部分异步传输模式作为一种传输方式。这些变化已经引入，主要是为了支持在同一网络上的语音，视频和数据服务的运输。核心网络保持相对不变，主要是软件升级。然而，随着目前无线网络控制器使用IP与3G的GPRS业务支持节点进行通信，IP协议进一步应用到网络。 未来的进化步骤是第4版架构，如图4。在这里，GSM的核心被以语音IP技术为基础的IP网络基础设施取代。 海安的发展分为两个独立部分：媒体网关（MGW）和MSC服务器（MSS）的。这基本上是打破外连接的作用和连接控制。一个MSS可以处理多个MGW，使网络更具有扩展性。 因为现在有一些在3G网络的IP云，合并这些到一个IP或IP/ ATM骨干网是很有意义的（它很可能会提供两种选择运营商）。这使IP权利拓展到整个网络，一直到BTS(基站收发信台)。这被称为全IP网络，或推出五架构，如图五所示。在HLR/ VLR/VLR/EIR被推广和称为HLR的子系统（HSS）。 现在传统的电信交换的最后残余被删除，留下完全基于IP协议的网络运营，并

博物馆 外文翻译 外文文献 英文文献

第一篇： 航空博物馆与航空展示公园 巴特罗米耶杰·基谢列夫斯基 飞翔的概念、场所的精神、老机场的建筑---克拉科夫新航空博物馆理性地吸取了这些元素，并将它们整合到一座建筑当中。Rakowice-Czyzyny机场之前的旧飞机修理库为新建筑的平面和高度设定了模数比例。在此基本形态上进一步发展，如同裁切和折叠一架纸飞机，生成了一座巨大的建筑。其三角形机翼是由混凝土制成，却如同风动螺旋桨一样轻盈。这个机翼宽大通透，向各个方向开敞。它们的形态与组织都是依据内部功能来设计的。机翼部分为3个不平衡的平面，使内外景观在不断变化中形成空间的延续性，并且联系了建筑内的视觉焦点和室外的展览区。 新航空展示公园的设计连接了博物馆的8栋建筑和户外展览区，并与历史体验建立联系。从前的视觉轴线与通道得到尊重，旧的道路得到了完善，朝向飞机场和跑道的空间被限定出来。每栋建筑展示了一个主题或是一段飞行史。建筑周围伸展出巨大的平台，为特殊主题的室外展览提供了空间。博物馆容纳了超过150架飞机、引擎、飞行复制品、成套的技术档案和历史图片。这里的特色收藏是飞机起源开始的各种飞行器，如Jatho1903、Grade1909、莱特兄弟1909年的飞机模型和1911年的鸽式单翼机。 The first passage: Museum for aviation and aviation exhibition park Bartiomiej Kislelewski The idea of flying, the spirit of place, the structure of the historic airfield – the new Museum of Aviation in Krakow takes up these references intellectually and synthesizes them into a building. The old hangars of the former airport Rakowice Czyzyny set the modular scale for the footprint and the height of the new building. Developed from this basic shape, as if cut out and folded like a paper airplane, a large structure has been generated, with triangular wings made of concrete and yet as light as a wind-vane propeller. The wings are generously glazed and open in all directions. Their form and arrangement depend on the interior uses. In the floor plans of the wings, the three offset